Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

fastest way to write a bitstream on modern x86 hardware

c++ optimization x86 bit-manipulation

What is a Partial Flag Stall?

assembly x86 intel cpu-architecture

When using a mask register with AVX-512 load and stores, is a fault raised for invalid accesses to masked out elements?

x86 avx avx512

x86 Program Counter abstracted from microarchitecture?

x86 cpu-architecture riscv instruction-set program-counter

Is it possible to vectorize myNum += a[b[i]] * c[i]; on x86_64?

x86 x86-64 sse simd vectorization

About setjmp/longjmp

c linux x86 setjmp

Porting compiler from x86 Assembly to LLVM

c++ assembly compiler-construction x86 llvm

What's the difference between __popcnt() and _mm_popcnt_u32()?

x86 sse intrinsics sse4

What's inside the stack?

c x86 stack low-level

What is the overhead of using Intel Last Branch Record?

x86 intel trace branch-prediction intel-pmu

Do the x86 virtualization instruction sets (VT-x, AMD-V) have alternate uses?

virtualization x86

Is vxorps-zeroing on AMD Jaguar/Bulldozer/Zen faster with xmm registers than ymm?

assembly x86 avx micro-optimization amd-processor

what's the difference between _mm256_lddqu_si256 and _mm256_loadu_si256

x86 simd intrinsics avx micro-optimization

Two very similar functions involving sin() exhibit vastly different performance -- why?

c performance gcc floating-point x86

L1 memory bandwidth: 50% drop in efficiency using addresses which differ by 4096+64 bytes

c caching memory x86 avx

is there an inverse instruction to the movemask instruction in intel avx2?

x86 intrinsics avx avx2 icc

Is integer overflow undefined in inline x86 assembly?

c gcc x86 undefined-behavior

128-bit values - From XMM registers to General Purpose

assembly x86 sse

Why does DOS set the SP register to 0xFFFE after loading a .COM file?

assembly x86 dos x86-16 callstack

Concrete example of incorrect behavior of an early-clobber affecting a memory operand's addressing mode in GCC inline asm?

assembly gcc x86 inline-assembly register-allocation
« Newer Entries Older Entries »