Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Is it possible to atomically load and store on X86 processors?

c++ concurrency x86 atomic processor

Difference between "mov eax, [num]" and "mov eax, num"

assembly x86 nasm 32-bit

Handling x86 IRQs from secondary PIC: EOI order important?

assembly x86 port irq

Dot product performance with SSE instructions: is DPPS worth using?

assembly x86 simd sse dot-product

FSTENV? Can barely find any info about this instruction

assembly x86 x87

Redundant DS segment override prefix inserted by nasm?

assembly x86 nasm disassembly

Why the number of x86 int registers is 8?

assembly x86 x86-64 cpu-architecture cpu-registers

Why is my loop much faster when it is contained in one cache line?

performance caching x86 cpu-architecture amd-processor

How do I know if my program is CET Shadow Stack(/CETCOMPAT) compatible?

visual-studio security x86 intel

Best way to mask a single bit in AVX2?

c x86 simd avx avx2

Can I use SIMD intrinsics for software that runs on cloud?

x86 cloud sse simd

What are ways to detect race conditions on Linux?

c linux gcc x86 valgrind

What is the advantage of using segment registers (today)?

assembly x86 cpu-registers memory-segmentation

X86: How to set lower half of xmm0 to 0, without affecting the upper half?

assembly x86 sse simd micro-optimization

How to initialize a local struct in MASM assembly

assembly struct x86 masm

Is there a typo/bug in the documentation of the loop instruction?

assembly x86 intel manual

In JWASM/MASM - pshufw produces Error A2030: Instruction or register not accepted in current CPU mode

assembly x86 masm sse mmx

How can I write raw machine code for x86 without using assembly?

x86 low-level machine-code

avx three operands for sqrt?

assembly x86 simd instructions avx
Older Entries »