Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

In JWASM/MASM - pshufw produces Error A2030: Instruction or register not accepted in current CPU mode

assembly x86 masm sse mmx

How can I write raw machine code for x86 without using assembly?

x86 low-level machine-code

avx three operands for sqrt?

assembly x86 simd instructions avx

Convention for displaying vector registers

x86 sse simd avx

Why is GCC with __attribute__((__ms_abi__)) returning values differently than MSVC does?

c gcc x86 calling-convention abi

Is uops.info wrong about vinserti128?

assembly x86 cpu-architecture simd avx2

Nasm print to next line

linux assembly x86 nasm

FMA intrinsics not working: is it Hardware or Compiler?

c x86 simd intrinsics fma

Where can the code be more efficient for checking if an input character is a vowel?

performance assembly x86 masm irvine32

How does comparing the Sign and Overflow Flag determine operand relationships?

assembly x86 digital-logic

Assembly: What is the purpose of movl data_items(,%edi,4), %eax in this program

assembly x86 att addressing-mode array-indexing

How can i enable/disable kernel kaslr, smep and smap

linux linux-kernel x86

float arithmetic and x86 and x64 context

c# .net x86 x86-64 floating-accuracy

Interpreting eFlags in DDD

assembly x86 ddd-debugger

Loading an xmm from GP regs

assembly x86 sse simd micro-optimization

What on earth is an 'fword ptr'? [duplicate]

pointers assembly x86

x86-64: Cache load and eviction instruction

assembly x86 x86-64 cpu-cache

Why is my benchmark using __mm_prefetch slower?

c++ x86 cpu-architecture prefetch

How can Intel and AMD be different but still compatible?

optimization x86 intel cpu-architecture amd-processor
« Newer Entries Older Entries »