Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in avx

AVX 3.6x slower than IA32 in simple benchmark involving <cmath> operations - why so? (VS2013)

c++ visual-studio sse simd avx

Allocating memory for __m256i [duplicate]

c ubuntu gcc x86 avx

What is the fastest/best way to combine registers with arbitrary lane selections in AVX/SSE?

intel sse intrinsics avx

How does the _mm256_shuffle_epi8 make sense in this Game of Life implementation?

c++ intrinsics avx conways-game-of-life

Implict SSE/AVX loads/stores and the stack

sse avx

SSE/AVX floating point convert exceptions

floating-point sse avx floating-point-exceptions

Docker and -march native

docker gcc x86-64 cpu-architecture avx

Optimising 2D rotation

c++ opencv optimization avx

What's the difference between the XOR instructions "VPXORD", "VXORPS" and "VXORPD" in Intel's AVX2

x86 cpu-architecture avx avx2 avx512

Seeded Random Uniform float generator using SIMD? [duplicate]

c++ random floating-point simd avx

SIMD transpose when row size is greater than vector width

matrix transpose simd avx avx2

AVX vs. SSE: expect to see a larger speedup

performance sse simd avx

Is there a way to mask one end of a __m128i register based on mask length that is not known at compile time?

sse simd avx

Collapse __mask64 aka 64-bit integer value, counting nibbles that have all bits set?

c++ bit-manipulation avx avx512

Illegal instruction from VS C++ on Windows

c++ assembly visual-c++ avx illegal-instruction

Detecting SIMD instruction sets to be used with C++ Macros in Visual Studio 2015

c++ visual-studio-2015 sse avx instruction-set

Non-temporal stores of portions of a packed double vector using SSE/AVX

caching x86 x86-64 sse avx

What is the minimum version of OS X for use with AVX/AVX2?

macos sse avx avx2

How to set all elements in a __m256d to, say, the 3rd element of another __m256d?

sse avx
Older Entries »