Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in micro-architecture

Will CPUID serialize speculative data caching?

Temporality of ST64B and MOVDIR64B

Architecture and microarchitecture

how do i get the cpu information for my computer i.e functional units/latency etc

Intel JCC Erratum - should JCC really be treated separately?

How modern X86 processors actually compute multiplications?

How is the transitivity/cumulativity property of memory barriers implemented micro-architecturally?

Conditional jump instructions in MSROM procedures?

Why jnz requires 2 cycles to complete in an inner loop

What are the "long" and "short" scoreboards w.r.t. MIO/L1TEX?

Are load ops deallocated from the RS when they dispatch, complete or some other time?

How to tell length of an x86-64 instruction opcode using CPU itself?

Weird performance effects from nearby dependent stores in a pointer-chasing loop on IvyBridge. Adding an extra load speeds it up?

How do the store buffer and Line Fill Buffer interact with each other?

Does memory dependence speculation prevent BN_consttime_swap from being constant-time?