Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How can I determine the size of words in bits (32 or 64) on the architecture?

go cpu-architecture 32bit-64bit

Understanding CPU pipeline stages vs. Instruction throughput

cpu pipeline cpu-architecture latency instructions

How is CR8 register used to prioritize interrupts in an x86-64 CPU?

x86-64 intel interrupt cpu-architecture amd-processor

Understanding Amdahl's law

performance parallel-processing cpu-architecture

ARM Cortex-M7 assembly timing on simple delay loop - how to explain results?

assembly arm cpu-architecture cortex-m superscalar

Why the number of x86 int registers is 8?

assembly x86 x86-64 cpu-architecture cpu-registers

Why is my loop much faster when it is contained in one cache line?

performance caching x86 cpu-architecture amd-processor

Does Intel Cache Allocation Technology allow hits from CPUs in one group on cache lines in another group?

cpu cpu-architecture intel cpu-cache

How does CPU access BIOS instructions stored in external memory?

cpu-architecture bios firmware

How does a 6502 CPU have an 8-bit data bus?

cpu cpu-architecture 6502

How does kernel know physical memory base address?

linux linux-kernel kernel cpu-architecture ram

Flynn's Bottleneck - maximum speedup 2

cpu-architecture

Bottleneck when using indexed addressing modes

x86-64 intel cpu-architecture micro-optimization addressing-mode

What is the difference between pipeline and lane in terms of CPU architecture?

gpu cpu-architecture simd

Is uops.info wrong about vinserti128?

assembly x86 cpu-architecture simd avx2

Which type of assembler jump instruction is most useful?

assembly cpu-architecture low-level

Temporality of ST64B and MOVDIR64B

assembly x86-64 cpu-architecture arm64 micro-architecture

Why is my benchmark using __mm_prefetch slower?

c++ x86 cpu-architecture prefetch

How can Intel and AMD be different but still compatible?

optimization x86 intel cpu-architecture amd-processor

Would an Instruction Set Architecture benefit from both an ADC and SBC, or could all carry instructions repeat the previous type?

assembly cpu-architecture instruction-set carryflag
Older Entries »