Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

ARM Cortex-M3 Startup Code

arm embedded cpu-architecture cortex-m

Why wasn't DIV instruction implemented to set the CF instead of raising Exceptions

assembly x86 cpu-architecture integer-division instructions

Multiple build variants with cpu architectures in Android Studio

android build cpu-architecture abi

Why does GCC use movzbl again to zero-extend a register that's already zero-extended?

c++ assembly gcc x86-64 cpu-architecture

How to support Carryless Multiplication operation in .NET 8.0 on various platforms

c# assembly cpu-architecture .net-8.0 crc

Which MESI protocol states are relevant if cache with write-through policy is used?

caching multiprocessing cpu-architecture cpu-cache mesi

How to verify at runtime that architecture matches -march=?

c++ gcc x86 cpu-architecture

How does a C program get information from an array internally?

c arrays cpu-architecture low-level array-indexing

How can we expect a program to complete in order?

cpu cpu-architecture microprocessors

Which sequence of instructions has better performance for zeroing one register or another?

performance assembly mips cpu-architecture micro-optimization

What's the difference between "Sub-NUMA Clustering" and "Hemisphere and Quadrant Modes" in Intel CPU?

caching x86 cpu-architecture intel numa

When source registers in avx instruction can be reused

assembly cpu-architecture simd avx micro-optimization

What is hardware stack?

stack hardware cpu-architecture processor

How should I approach to find number of pipeline stages in my Laptop's CPU [closed]

x86 pipeline intel cpu-architecture microbenchmark

Why does x86 allows for unaligned accesses, and how unaligned accesses can be detected?

security memory x86 cpu-architecture memory-alignment

How many ways-superscalar are modern Intel processors?

x86 intel cpu-architecture micro-architecture

Long latency instruction

optimization x86 cpu-architecture micro-optimization microbenchmark

Why is this reordering of sub and mul instructions helpful?

c assembly gcc cpu-architecture micro-optimization

Do CPUs have a hardware "math cache" or dictionary that stores the result of simple math operations for quicker processing?

performance math cpu cpu-architecture alu

Why does adding an xorps instruction make this function using cvtsi2ss and addss ~5x faster?

clang x86-64 cpu-architecture sse microbenchmark
Older Entries »