Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How does kernel know physical memory base address?

linux linux-kernel kernel cpu-architecture ram

Flynn's Bottleneck - maximum speedup 2

cpu-architecture

Bottleneck when using indexed addressing modes

x86-64 intel cpu-architecture micro-optimization addressing-mode

What is the difference between pipeline and lane in terms of CPU architecture?

gpu cpu-architecture simd

Is uops.info wrong about vinserti128?

assembly x86 cpu-architecture simd avx2

Which type of assembler jump instruction is most useful?

assembly cpu-architecture low-level

Temporality of ST64B and MOVDIR64B

assembly x86-64 cpu-architecture arm64 micro-architecture

Why is my benchmark using __mm_prefetch slower?

c++ x86 cpu-architecture prefetch

How can Intel and AMD be different but still compatible?

optimization x86 intel cpu-architecture amd-processor

Would an Instruction Set Architecture benefit from both an ADC and SBC, or could all carry instructions repeat the previous type?

assembly cpu-architecture instruction-set carryflag

Why is program counter incremented by 1 if memory organised as word and by 2 in case of bytes?

assembly memory cpu-architecture

Why unlamination of μops necessary?

x86 cpu intel cpu-architecture

Reading Current Uncore Frequency and Setting Uncore Frequency Multipliers

x86 intel cpu-architecture msr

Why is acquire semantics only for reads, not writes? How can an LL/SC acquire CAS take a lock without the store reordering with the critical section?

assembly cpu-architecture stdatomic compare-and-swap spinlock

ARM: Why only 12 bits for immediate constants?

assembly arm cpu-architecture instruction-set immediate-operand

Pipeline diagram, Can ID start if previous EX is using same register?

architecture mips pipeline cpu-architecture

Does processor stall during cache coherence operation

multithreading caching cpu-architecture cpu-cache

Why is branch prediction quite accurate?

cpu cpu-architecture branch-prediction

Is it possible to perform some computations within the RAM?

assembly x86 cpu-architecture

Calculating average time for a memory access

performance memory computer-science cpu-architecture cpu-cache
« Newer Entries Older Entries »