Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Is CPU access asymmetric to Network card

performance networking cpu-architecture

Which is faster for bitwise NOT operation: precalculated table or `~`

c++ cpu-architecture cpu-cache micro-optimization

How to force cpu core to flush store buffer in c?

c multithreading x86 cpu-architecture cpu-cache

Why any modern x86 masks shift count to the 5 low bits in CL

assembly x86 cpu-architecture bit-shift cpu-registers

Do certain languages have intrinsic processor architectures by-design

programming-languages cpu-architecture

why we can't move a 64-bit immediate value to memory?

assembly x86-64 cpu-architecture instruction-set immediate-operand

Why misaligned address access incur 2 or more accesses?

performance cpu cpu-architecture computer-architecture

Can out-of-order execution lead to speculative memory accesses?

x86 arm cpu-architecture powerpc sparc

Can a speculatively executed CPU branch contain opcodes that access RAM?

cpu cpu-architecture speculative-execution

Convert object file to another architecture

linux x86 arm cpu-architecture

What makes a TLB faster than a Page Table if they both require two memory accesses?

memory operating-system cpu-architecture paging tlb

Inlining and Instruction Cache Hit Rates and Thrashing

caching memory inline executable cpu-architecture

What enforces memory protection in an OS?

assembly memory operating-system cpu-architecture mmu

Can memory store be reordered really, in an OoOE processor?

c++ c cpu-architecture processor memory-barriers

Can AVX2-compiled program still use 32 registers of an AVX-512 capable CPU?

x86 compiler-optimization cpu-architecture cpu-registers avx512

Are C++ int operations atomic on the mips architecture

c++ multithreading mips processor cpu-architecture

Detect CPU Architecture (32-bit / 64-bit) runtime in Objective C (Mac OS X)

objective-c macos 32bit-64bit cpu-architecture

How to calculate effective CPI for a 3 level cache

caching architecture cpu-architecture cpu-cache hit
« Newer Entries Older Entries »