Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Could not load file or assembly 'CrystalDecisions.CrystalReports.Engine' / Windows 2012 server

.net-4.0 x86 crystal-reports-2010 windows-server-2012

When are the carry flags set by x86 negation (NEG) / subtraction (SUB)?

assembly x86 carryflag eflags

Installing amd_64 or i386 packages on raspbian (arm hf)

linux raspberry-pi x86 raspbian cpu-architecture

Confusion in Memory segmentation in x86

c assembly x86

Finding missing C code, given assembly code?

c assembly x86

Why does Visual Studio assemble mov eax, [edx][ebx][ecx][edi] without complaint?

assembly x86 masm

Why does .NET Native compile loop in reverse order?

c# assembly x86 micro-optimization .net-native

How can I set or clear overflow flag in x86 assembly?

assembly x86 eflags

Using 8-bit registers in x86-64 indexed addressing modes

assembly x86 x86-64 addressing-mode

Why does the compiler generate a right-shift by 31 bits when dividing by 2?

assembly optimization x86 disassembly sar

Default state of Direction Flag (DF) during x86 program execution

assembly x86 flags cpu-registers

PAE in x86-64 bit processors - Linux kernel

linux-kernel x86 operating-system x86-64 paging

What is the floating-point (__m256d) version of the non-temporal streaming load intrinsic (_mm256_stream_load_si256)?

c++ x86 simd intrinsics avx2

Atomically clearing lowest non-zero bit of an unsigned integer

c++ x86 arm x86-64 atomic

Committed Vs Retired instruction

x86 cpu-architecture cpu-cache instructions

best way to shuffle across AVX lanes?

c++ x86 sse simd avx

Why can the MESI protocol not guarantee atomicity of CMPXCHG on x86 without the LOCK prefix?

x86 atomic cpu-architecture compare-and-swap mesi

Understanding Inline assembly in a pre-processor macro vs Inline assembly in a function

c gcc x86 inline-assembly osdev

Getting the caller's Return Address

c++ assembly visual-c++ x86 backtrace

Why is LOCK a full barrier on x86?

x86 cpu-architecture memory-barriers
« Newer Entries Older Entries »