Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

How does ptrace POKETEXT works when modifying program text?

What is the inverse of "_mm256_cvtepi16_epi32"

x86 g++ intrinsics avx avx2

Why is CPUID + RDTSC unreliable?

Why jnz requires 2 cycles to complete in an inner loop

Upper bits of EBX are zeroed out when single-stepping in CodeView

Loading an entire cache line at once to avoid contention for multiple elements of it

How to use pop and ret in MASM

Disambiguate labels from register names in the Intel syntax

What is the benefit of calling ioread functions when using memory mapped IO

Playing sound with the PC Speaker in x86 Assembly

UEFI boot services CreateEvent() returning status EFI_INVALID_PARAMETER

assembly x86 x86-64 nasm uefi

Intel AVX-512: how to set the EVEX.z bit

Do store instructions block subsequent instructions on a cache miss?

What do the constraints "Rah" and "Ral" mean in extended inline assembly?

Can two fuseable pairs be decoded in the same clock cycle?

How can I tell whether I am on x64 or x86 using .NET?

.net x86 64-bit

Assembly instructions to find how many threads are enabled in a multi-core system

assembly x86 multicore

Ada and assembly

assembly x86 ada

help understanding differences between #define, const and enum in C and C++ on assembly level

c gcc assembly x86

MOV BX,[SI] - ASM question

assembly x86 16-bit mov intel