Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
How to set gcc to use intel syntax permanently?
Nov 05, 2022
gcc
assembly
x86
inline-assembly
intel-syntax
x86-64: canonical addresses and actual available range
Feb 14, 2018
assembly
x86
x86-64
virtual-address-space
address-space
PERF STAT does not count memory-loads but counts memory-stores
Apr 17, 2022
linux
x86
intel
perf
What is the function of a "data label" in an x86 assembler?
Jul 13, 2022
assembly
x86
masm
NASM and 8-bit memory offset confusion
Sep 14, 2022
assembly
x86
mov
Shapes in the Mandelbrot Set
Mar 03, 2022
assembly
x86
floating-point
rounding
mandelbrot
Is processor can do memory and arithmetic operation at the same time?
Nov 15, 2022
assembly
x86
cpu-architecture
Get an arbitrary float from a simd register at runtime?
Sep 15, 2022
x86
sse
simd
avx
avx2
Does memory fencing blocks threads in multi-core CPUs?
Jan 28, 2020
multithreading
x86
cpu-architecture
multicore
memory-barriers
Is it possible for the RESOURCE_STALLS.RS event to occur even when the RS is not completely full?
Jul 05, 2022
performance
x86
intel
cpu-architecture
intel-pmu
How to create a UEFI kernel in NASM on Linux
May 22, 2022
x86
kernel
qemu
osdev
uefi
What is the difference between _mm_movehdup_ps and _mm_shuffle_ps in this case?
Sep 12, 2022
x86
sse
intrinsics
micro-optimization
sse3
Can different processes run RDTSC at the same time?
Oct 02, 2022
x86
intel
multicore
hyperthreading
rdtsc
Is it possible to call a relative address with each instruction at most 3 bytes long, in 32-bit mode?
Jun 22, 2022
assembly
x86
nasm
machine-code
Cannot call real mode C function from bootloader (NASM + GCC toolchain)
Oct 04, 2021
gcc
assembly
x86
bootloader
osdev
Is there any way to write for Intel CPU direct core-to-core communication code?
Sep 11, 2022
assembly
x86
cpu
intel
cpu-architecture
gcc flags to disable arithmetic optimisations
Jul 20, 2022
c
gcc
x86
compiler-optimization
microbenchmark
Why using AVX ymm(m256) instructions is ~4 times slower than xmm(m128)
Oct 22, 2022
assembly
x86
sse
avx
amd-processor
What is the point of SSE2 instructions such as orpd?
Jan 02, 2022
assembly
x86
sse
instruction-set
sse2
Why isn't my code working when adding .386?
Jun 15, 2022
assembly
x86
32-bit
tasm
real-mode
intel
« Newer Entries
Older Entries »