Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
All asm labels becoming symbols in executable file
Mar 08, 2021
assembly
linker
x86
nasm
elf
Find the first instance of a character using simd
Mar 13, 2020
x86
sse
simd
avx
avx2
Can and does the compiler optimize out two atomic loads? [duplicate]
Jan 19, 2022
c++
gcc
x86
atomic
compiler-optimization
conditional jumps -- comparing c code to assembly
Apr 20, 2022
c
assembly
x86
Can I pop from the middle of a stack?
Mar 04, 2022
assembly
x86
callstack
abi
red-zone
Does a zero change jump on x86 clear the instruction prefetch queue?
Jun 07, 2022
assembly
x86
When should I use size directives in x86?
Oct 22, 2022
assembly
x86
x86-64
directive
how to get address of variable and dereference it in nasm x86 assembly?
Nov 08, 2022
pointers
assembly
x86
nasm
How does xchg work in Intel Assembly Language
Aug 31, 2022
assembly
x86
What does __asm volatile ("pause" ::: "memory"); do?
Oct 27, 2022
c++
assembly
parallel-processing
x86
inline-assembly
How to tell length of an x86-64 instruction opcode using CPU itself?
Aug 22, 2022
x86
x86-64
cpu-architecture
opcode
micro-architecture
How do I link a C++ subroutine to an x86 assembly program?
May 24, 2022
c++
gcc
assembly
x86
nasm
How do Intel CPUs that use the ring bus topology decode and handle port I/O operations
Apr 12, 2021
io
x86
intel
hardware
cpu-architecture
AVX2 instructions latency and throughput
Mar 22, 2022
performance
x86
x86-64
simd
avx2
How to properly setup SS, BP and SP in x86 Real Mode?
Sep 05, 2022
assembly
x86
callstack
bios
Is it worse in any aspect to use the CMPXCHG instruction on an 8-bit field than on a 32-bit field?
Aug 31, 2022
c
assembly
x86
c11
instruction-set
What does 'REX' stand for in an x86-64 REX prefix?
Aug 22, 2022
assembly
x86
x86-64
intel
machine-code
Why BIOS need to compare a value in (seemly) randomized address to zero in the second instruction?
Apr 13, 2022
assembly
x86
qemu
bios
osdev
Optimizing an incrementing ASCII decimal counter in video RAM on 7th gen Intel Core
Jun 29, 2022
assembly
optimization
x86
intel
bootloader
Where to get the I/O port addresses assignment for hardware?
Feb 16, 2022
assembly
io
x86
hardware
« Newer Entries
Older Entries »