Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in memory-barriers
C#/CLR: MemoryBarrier and torn reads
Nov 04, 2022
c#
concurrency
clr
concurrent-programming
memory-barriers
Are memory-barriers required when joining on a thread?
Oct 09, 2022
c#
.net
multithreading
thread-safety
memory-barriers
Java Memory Model and reordering operation
Aug 11, 2022
java
memory-barriers
java-memory-model
Is memory outside each core always conceptually flat/uniform/synchronous in a multiprocessor system?
Jun 01, 2022
memory
cpu-architecture
cpu-registers
cpu-cache
memory-barriers
relaxed ordering as a signal
Nov 08, 2022
c++
multithreading
atomic
memory-barriers
Loads and stores reordering on ARM
Dec 14, 2021
c++
arm
memory-barriers
memory-model
stdatomic
Does memory fencing blocks threads in multi-core CPUs?
Jan 28, 2020
multithreading
x86
cpu-architecture
multicore
memory-barriers
Vulkan WaW hazard & memory barrier
Apr 12, 2022
vulkan
gpu
memory-barriers
Java lock-free performance JMH
Sep 12, 2022
java
multithreading
nonblocking
memory-barriers
jmh
Thread safe usage of lock helpers (concerning memory barriers)
Sep 23, 2022
c#
multithreading
locking
memory-barriers
What are the 'synchronized barriers'?
Jul 05, 2022
java
jvm
synchronized
memory-barriers
java-memory-model
Why memory reordering is not a problem on single core/processor machines?
Aug 26, 2022
multithreading
synchronization
cpu-architecture
low-level
memory-barriers
What I do not understand about volatile and Memory-Barrier is
Sep 06, 2022
c#
multithreading
volatile
memory-barriers
memory-model
The ordering of L1 cache controller to process memory requests from CPU
Jun 20, 2022
x86
hardware
cpu-architecture
cpu-cache
memory-barriers
Globally Invisible load instructions
Mar 16, 2021
x86
cpu-architecture
cpu-cache
memory-barriers
x86 mfence and C++ memory barrier
Jul 12, 2022
c++11
gcc
x86
memory-barriers
memory-model
Does the Intel Memory Model make SFENCE and LFENCE redundant?
Apr 26, 2021
assembly
optimization
x86
atomic
memory-barriers
Is memory barrier or atomic operation required in a busy-wait loop?
Jun 24, 2022
c++
multithreading
gcc
memory-barriers
spinlock
Which of these implementations of seqlock are correct?
Oct 31, 2020
c
rust
atomic
memory-barriers
seqlock
« Newer Entries
Older Entries »