Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in memory-barriers
How are the C++11 memory barriers implemented for x86-like systems?
Feb 18, 2023
c++
c++11
x86
x86-64
memory-barriers
Do memory barriers guarantee a fresh read in C#?
Feb 09, 2023
c#
multithreading
volatile
memory-barriers
memory-fences
How many memory barriers instructions does an x86 CPU have?
Jan 30, 2023
multithreading
assembly
x86
memory-barriers
Is there a good introduction to memory barriers?
Jan 19, 2023
java
concurrency
memory-barriers
Instruction Re-Ordering
Jan 13, 2023
c#
.net
memory-barriers
Does a pthread_cond_signal or pthread_cond_broadcast call imply a write memory barrier?
Dec 19, 2022
c++
multithreading
pthreads
language-lawyer
memory-barriers
Double lock with volatile or memory barrier
Dec 16, 2022
c#
.net
multithreading
volatile
memory-barriers
sequentially-consistent atomic load on x86
Dec 15, 2022
assembly
x86
atomic
memory-barriers
memory-model
Can memory store be reordered really, in an OoOE processor?
Dec 06, 2022
c++
c
cpu-architecture
processor
memory-barriers
Why memory_order_release support until C++20?
Dec 06, 2022
c++
c++20
memory-barriers
What is the difference between load/store relaxed atomic and normal variable?
Dec 04, 2022
c++
c++11
atomic
memory-barriers
stdatomic
C#/CLR: MemoryBarrier and torn reads
Nov 04, 2022
c#
concurrency
clr
concurrent-programming
memory-barriers
Are memory-barriers required when joining on a thread?
Oct 09, 2022
c#
.net
multithreading
thread-safety
memory-barriers
Java Memory Model and reordering operation
Aug 11, 2022
java
memory-barriers
java-memory-model
Is memory outside each core always conceptually flat/uniform/synchronous in a multiprocessor system?
Jun 01, 2022
memory
cpu-architecture
cpu-registers
cpu-cache
memory-barriers
If I don't use fences, how long could it take a core to see another core's writes?
Feb 06, 2023
x86
intel
cpu-architecture
memory-barriers
lockless
Does the Intel Memory Model make SFENCE and LFENCE redundant?
Apr 26, 2021
assembly
optimization
x86
atomic
memory-barriers
Is memory barrier or atomic operation required in a busy-wait loop?
Jun 24, 2022
c++
multithreading
gcc
memory-barriers
spinlock
Which of these implementations of seqlock are correct?
Oct 31, 2020
c
rust
atomic
memory-barriers
seqlock
« Newer Entries
Older Entries »