Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How to target multiple architectures using NDK?

android android-ndk java-native-interface cpu-architecture

Why doesn't GCC use partial registers?

assembly gcc x86 x86-64 cpu-architecture

Difference between word addressable and byte addressable

memory operating-system cpu-architecture

How prevalent is branch prediction on current CPUs?

arm cpu-architecture branch-prediction

Branch Prediction and Division By Zero

c++ optimization error-handling cpu-architecture branch-prediction

What does the R stand for in RAX, RBX, RCX, RDX, RSI, RDI, RBP, RSP? [duplicate]

assembly x86 x86-64 cpu-registers cpu-architecture intel

Differences between arm "versions?" (ARMv7 only)

linux arm cpu-architecture abi

What happens after a L2 TLB miss?

performance x86 cpu cpu-architecture tlb

What's the purpose of the rotate instructions (ROL, RCL on x86)?

assembly x86 cpu-architecture bit-shift instruction-set

Cycles/cost for L1 Cache hit vs. Register on x86?

performance x86 cpu-architecture cpu-cache micro-optimization

Is performance reduced when executing loops whose uop count is not a multiple of processor width?

performance assembly x86 cpu-architecture micro-optimization

What is locality of reference?

caching memory cpu-architecture cpu-cache

Lost Cycles on Intel? An inconsistency between rdtsc and CPU_CLK_UNHALTED.REF_TSC

performance x86 x86-64 cpu-architecture rdtsc

What is meant by data cache and instruction cache?

assembly arm cpu-architecture cpu-cache

What exactly is a dual-issue processor?

embedded arm pipeline cpu-architecture

Why does breaking the "output dependency" of LZCNT matter?

performance assembly x86 cpu-architecture micro-optimization

Which CPU architectures support Compare And Swap (CAS)?

multithreading multicore atomic cpu-architecture

Temporal vs Spatial Locality with arrays

arrays caching cpu-architecture cpu-cache

Why is the size of L1 cache smaller than that of the L2 cache in most of the processors?

caching memory cpu-architecture processor cpu-cache

Why is Intel Haswell XEON CPU sporadically miscomputing FFTs and ART?

intel cpu-architecture processor avx2
« Newer Entries Older Entries »