Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How has CPU architecture evolution affected virtual function call performance?

x86 cpu cpu-architecture virtual-functions branch-prediction

Why is the page size of Linux (x86) 4 KB, how is that calculated?

linux x86 kernel cpu-architecture

How to find the size of the L1 cache line size with IO timing measurements?

c++ c performance caching cpu-architecture

Can x86's MOV really be "free"? Why can't I reproduce this at all?

c assembly x86 cpu-architecture micro-optimization

Undefined symbols for architecture x86_64 on Xcode 6.1

ios xcode cpu-architecture

API call to get processor architecture

android cpu-architecture

Why is __int128_t faster than long long on x86-64 GCC?

c++ performance x86-64 cpu-architecture integer-division

How exactly do partial registers on Haswell/Skylake perform? Writing AL seems to have a false dependency on RAX, and AH is inconsistent

assembly x86 intel cpu-architecture micro-optimization

what is a store buffer?

architecture hardware intel cpu-architecture

Determining the CPU architecture of a static library (LIB) on Windows

windows 64-bit static-libraries cpu-architecture libpng

Porting 32 bit C++ code to 64 bit - is it worth it? Why?

c++ x86 64-bit x86-64 cpu-architecture

How does x86 pause instruction work in spinlock *and* can it be used in other scenarios?

multithreading x86 cpu-architecture instructions spinlock

How to use Fused Multiply-Add (FMA) instructions with SSE/AVX

c sse cpu-architecture avx fma

How are x86 uops scheduled, exactly?

performance optimization x86 intel cpu-architecture

Why is division more expensive than multiplication?

performance division cpu-architecture multiplication

Is x86 RISC or CISC? [closed]

x86 cpu cpu-architecture

Program Counter and Instruction Register

cpu-registers cpu-architecture program-counter

How does direct mapped cache work?

caching system cpu-architecture

Where is the L1 memory cache of Intel x86 processors documented?

performance intel cpu-architecture cpu-cache

How does an assembly instruction turn into voltage changes on the CPU?

assembly embedded cpu-architecture
« Newer Entries Older Entries »