Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How can RISC-V SYSTEM instructions be implemented as trap?

exception interrupt cpu-architecture riscv

Memory Data Register (MDR) vs Memory Buffer Register (MBR)

cpu cpu-registers cpu-architecture

What are the microarchitectural details behind MSBDS (Fallout)?

security x86 cpu-architecture speculative-execution cpu-mds

Reducing bus traffic for cache line invalidation

multithreading cpu-architecture cpu-cache memory-barriers memory-model

What is the granularity of "masked" stores in AVX512?

performance assembly intel cpu-architecture avx512

Android emulator ABI

android android-emulator cpu-architecture

MSI/MESI: How can we get "read miss" in shared state?

cpu-architecture cpu-cache

StoreLoad Memory Barrier

java multithreading concurrency cpu-architecture java-memory-model

Store forwarding Address vs Data: What the difference between STD and STA in the Intel Optimization guide?

performance assembly optimization intel cpu-architecture

Why wasn't MASKMOVDQU extended to 256-bit and 512-bit stores?

caching x86 intel cpu-architecture

Small branches in modern CPUs

performance x86-64 cpu-architecture avx branch-prediction

32-byte aligned routine does not fit the uops cache

performance assembly x86 intel cpu-architecture

Does this prefetch256() function offer any protection against cache timing attacks on AES?

c cpu-architecture volatile cpu-cache timing-attack

How to clear L1, L2 and L3 caches?

c++ performance caching cpu cpu-architecture

Does the Meltdown mitigation, in combination with `calloc()`s CoW "lazy allocation", imply a performance hit for calloc()-allocated memory?

performance memory-management cpu-architecture calloc page-fault

How "lock add" is implemented on x86 processors

c++ assembly x86 atomic cpu-architecture

How does a hardware trap in a three-past-the-end pointer happen even if the pointer is never dereferenced?

c++ cpu-architecture pointer-arithmetic hardware-traps

MIPS (curiosity) faster way of clearing a register?

performance assembly mips cpu-architecture micro-optimization

Program Counter?

assembly cpu mips cpu-registers cpu-architecture

Unable to disable Hardware prefetcher in Core i7

linux cpu-architecture microprocessors prefetch msr
« Newer Entries Older Entries »