Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Is there any architecture that uses the same register space for scalar integer and floating point operations?

cpu-architecture cpu-registers

P6 Architecture - Register renaming aside, does the limited user registers result in more ops spent spilling/loading?

assembly x86 x86-64 cpu-architecture compiler-theory

Software initialization code at 0xFFFFFFF0H

x86 operating-system cpu-architecture boot bios

Is CPU speed limited by the speed of fetching instructions from memory?

performance memory cpu cpu-architecture

superscalar and VLIW

cross-platform parallel-processing cpu-architecture vliw

How do I determine the architecture of an executable binary on Windows 10

windows cpu-architecture portable-executable identification

What exactly is an interrupt?

hardware interrupt cpu-architecture 6502

Is Intel QuickPath Interconnect (QPI) used by processors to access memory?

memory cpu cpu-architecture processor

Why is the branch delay slot deprecated or obsolete?

cpu cpu-architecture riscv

How to determine binary image architecture at runtime?

iphone ios cpu-architecture armv7 armv6

What part (specifically) of a native executable makes it non-portable?

assembly code-generation linker cpu-architecture

Is Zero Register 'zr' in aarch64 essentially ground?

assembly cpu-architecture cpu-registers arm64 zero

L2 instruction fetch misses much higher than L1 instruction fetch misses

performance intel cpu-architecture cpu-cache perf

Encouraging the CPU to perform out of order execution for a Meltdown test

linux-kernel x86 intel cpu-architecture exploit

After update to Xcode 6 : Undefined symbols for architecture armv7: "___gnu_f2h_ieee"

ios xcode compiler-errors cpu-architecture

What kind of stack unwinding libraries do exist and what's the difference? [closed]

c++ linux llvm cpu-architecture stack-unwinding

x86 segment descriptor layout - why is it weird?

x86 cpu-architecture memory-segmentation

Do FP and integer division compete for the same throughput resources on x86 CPUs?

performance assembly x86 intel cpu-architecture

Impacts of CPU cache on speed

c caching optimization pthreads cpu-architecture

Why does ARM say that "A link register supports fast leaf function calls"

assembly arm cpu-architecture instruction-set
« Newer Entries Older Entries »