Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Do you expect that future CPU generations are not cache coherent?

multithreading caching multicore atomic cpu-architecture

How to use (read/write) CPU caches L1, L2, L3

cpu cpu-usage cpu-architecture cpu-cache cpu-cores

Intel JCC Erratum - should JCC really be treated separately?

assembly x86 intel cpu-architecture micro-architecture

How modern X86 processors actually compute multiplications?

algorithm x86 cpu-architecture alu micro-architecture

Is Translation Lookaside Buffer (TLB) the same level as L1 cache to CPU? So, Can I overlap virtual address translation with the L1 cache access?

caching memory cpu-architecture tlb

How many page tables do Intel x86-64 CPUs access to translate virtual memory?

memory-management operating-system paging cpu-architecture virtual-memory

Difference between MIPS and ARM datapaths

assembly arm mips cpu-architecture instruction-set

How are branch mispredictions handled before a hardware interrupt

intel pipeline cpu-architecture interrupt-handling branch-prediction

Cache coherence literature generally only refers store buffers but not read buffers. Yet one somehow needs both?

concurrency x86 cpu-architecture memory-model

How is the transitivity/cumulativity property of memory barriers implemented micro-architecturally?

x86 x86-64 cpu-architecture memory-barriers micro-architecture

what would the system software have to do if the processor did not generate interrupts?

assembly operating-system interrupt cpu-architecture

Eliding cache snooping for thread-local memory

multithreading operating-system cpu-architecture cpu-cache thread-local

Can't relaxed atomic fetch_add reorder with later loads on x86, like store can?

c++ multithreading cpu-architecture memory-barriers stdatomic

Detecting CPU architecture (32bit / 64bit ) in scons?

build-process scons cpu-architecture

what is difference between 32 bit vs 64 bit OSs and processors (Intel architecture and WIndows)

operating-system cpu-architecture

Can i use the same ARM assembly for different ARM processors (Cortex,Tegra and so on)?

assembly arm cpu-architecture instruction-set

Why are bgezal & bltzal basic instructions and not pseudo-instructions in MIPS?

assembly mips cpu-architecture

Where does the instruction of an executable go to?

operating-system system-calls cpu-architecture

Does RSQRTSS break the dependency on the destination register?

assembly x86 cpu-architecture sse

Why is (V)SHUFPS not in Intel's constant time instruction list?

assembly cryptography x86-64 cpu-architecture avx
« Newer Entries Older Entries »