Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Bit popcount for large buffer, with Core 2 CPU (SSSE3)

c assembly optimization x86 hammingweight

Calling convention for function returning struct

c windows linux x86 calling-convention

How do the Conflict Detection instructions make it easier to vectorize loops?

x86 vectorization simd intel-mic avx512

Useless allocated Stackspace?

c assembly x86 stack

Why does x86 nopl instruction take an operand? [duplicate]

assembly x86 x86-64 instructions nop

Meaning of BND RET in x86

assembly x86 return disassembly opcode

What's the fastest stride-3 gather instruction sequence?

c++ x86 vectorization avx2

Is there a complete x86 assembly language reference that uses AT&T syntax? [closed]

assembly x86 intel

Is there a penalty when base+offset is in a different page than the base?

performance assembly x86 micro-optimization

64 to 32 bit Interop - how?

.net com interop x86 64-bit

Why is this assembly code faster?

c++ performance x86 lexer micro-optimization

Linux memory segmentation

linux linux-kernel x86 osdev memory-segmentation

Why are Intel x87 registers 80 bits wide?

assembly x86 intel cpu-architecture x87

How is POPCNT implemented in hardware?

assembly x86 hardware

Why are there 128bit load functions for SSE?

c++ x86 sse simd intrinsics

Is there a list of deprecated x86 instructions?

assembly x86 intel deprecated instructions

Reliable information about x86 string instruction performance?

performance optimization assembly x86

Effectiveness of GCC optmization on bit operations

c optimization assembly x86

which CPUs support MOVBE instruction?

assembly x86 endianness intel

whats the purpose of x86 cr0 WP bit?

assembly x86 operating-system intel cpu-architecture
« Newer Entries Older Entries »