Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in intel

assembly registers esp and ebp

assembly intel cpu-registers

Will runtimes like CLR and JVM be able to use Haswell TSX instructions?

x86 clr intel transactional-memory intel-tsx

Why is Skylake so much better than Broadwell-E for single-threaded memory throughput?

performance x86 benchmarking intel cpu-architecture

_mm_load_ps vs. _mm_load_pd vs. etc on Intel x86 ISA

c x86 intel sse simd

Why is it not possible to push a byte onto a stack on Pentium IA-32?

assembly intel x86

Size of store buffers on Intel hardware? What exactly is a store buffer?

performance assembly x86 intel cpu-architecture

x86-64 canonical address?

assembly x86-64 intel memory-address virtual-address-space

C++/compilation : is it possible to set the size of the vptr (global vtable + 2 bytes index)

c++ compilation g++ intel vptr

Enabling intel virtualization (VT-X) without option in BIOS [closed]

android intel virtualization bios haxm

Loop unrolling to achieve maximum throughput with Ivy Bridge and Haswell

c++ x86 intel sse avx

Memory alignment on a 32-bit Intel processor

memory x86 alignment 32-bit intel

VirtualBox - Kernel requires an x86-64 cpu but only detected an i686 cpu

virtualbox x86-64 intel ubuntu-14.04

Is the Intel Xeon Phi usable without a costly Intel Compiler?

compiler-construction parallel-processing hardware intel intel-mic

Strange JIT pessimization of a loop idiom

java cpu intel microbenchmark jmh

Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures?

performance assembly x86 intel

Android emulator system images and AMD processor

android android-emulator arm mips intel

Enabling floating point interrupts on Mac OS X Intel

macos intel interrupt floating-point-exceptions

What are "non-virtualizable" instructions in x86 architecture?

x86 intel virtualization computer-architecture xen

Understanding %rip register in intel assembly

assembly x86-64 intel mov addressing-mode

Why did Intel change the static branch prediction mechanism over these years?

x86 compiler-construction intel cpu-architecture branch-prediction
« Newer Entries Older Entries »