Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in intel
cpuid instruction on i5-2500k: MMX, SSE, SSE2 bits are not set
Dec 12, 2021
c++
cpu
intel
instruction-set
cpuid
How to use Intel® Integrated Native Developer Experience to develop Android native app's.
Nov 28, 2021
android
cross-platform
intel
intelinde
passing a noncontiguous array section in Fortran
Nov 25, 2021
fortran
intel
intel-mkl
Does VMCALL instruction in x86 save the guest CPU state
Aug 26, 2022
virtual-machine
x86-64
virtualization
intel
hypervisor
Writing a full cache line at an uncached address before reading it again on x64
Nov 12, 2022
caching
cpu
intel
Why are the user-mode L1 store miss events only counted when there is a store initialization loop?
Nov 06, 2021
x86
intel
performancecounter
cpu-cache
intel-pmu
May I do development of iPhone using VMWare on XP? [duplicate]
Mar 24, 2022
iphone
macos
vmware
intel
How can I write an application which utilizes Intel IPT hardware?
Aug 31, 2022
security
cryptography
hardware
intel
two-factor-authentication
.net code slower on AMD Opteron CPU
Aug 27, 2021
c#
.net
windows-server-2008
intel
amd-processor
Intel SGX simulator for Linux
May 31, 2022
intel
sgx
How to translate "pushl 2000" from AT&T asm to Intel syntax on i386
Apr 21, 2022
assembly
x86
intel
att
i386
64 bit Assembly introduction
Oct 24, 2022
assembly
64-bit
intel
About Adaptive Mode for L1 Cache in Hyper-threading
Jun 27, 2018
performance
intel
cpu-architecture
cpu-cache
hyperthreading
How do Intel CPUs that use the ring bus topology decode and handle port I/O operations
Apr 12, 2021
io
x86
intel
hardware
cpu-architecture
What does 'REX' stand for in an x86-64 REX prefix?
Aug 22, 2022
assembly
x86
x86-64
intel
machine-code
Optimizing an incrementing ASCII decimal counter in video RAM on 7th gen Intel Core
Jun 29, 2022
assembly
optimization
x86
intel
bootloader
Does using an Intel register for its "intended purpose" increase efficiency?
Jun 30, 2014
assembly
intel
std::function<> and the Intel compiler version 11.1
Jun 21, 2022
c++
lambda
intel
What is the best way to perform branching using Intel SSE?
Jun 28, 2022
assembly
compiler-construction
intel
sse
how verify that operating system support avx2 instructions
Oct 23, 2022
c
vectorization
intel
instruction-set
avx2
« Newer Entries
Older Entries »