Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

in what architectures/OS other thread can see default nonfinal field values after constructor call?

java multithreading constructor cpu-architecture memory-visibility

Intel CPUs Instruction Queue provides static branch prediction?

performance assembly x86 cpu-architecture branch-prediction

Can a TLB hit lead to page fault in memory?

memory-management operating-system kernel cpu-architecture tlb

Determining page numbers and offsets for given addresses

memory-management operating-system offset cpu-architecture virtual-memory

Why is a store-load barrier considered expensive?

multithreading concurrency cpu-architecture lock-free

Most portable library for dynamic code generation?

c++ assembly code-generation cpu-architecture machine-code

Is MOD operation more CPU intensive than multiplication?

c++ cpu-architecture multiplication division

Microarchitectural zeroing of a register via the register renamer: performance versus a mov?

assembly x86 x86-64 cpu-architecture

Out-of-order execution vs. speculative execution

cpu-architecture speculative-execution

How are MMIO, IO and PCI configuration request routed and handled by the OS in a NUMA system?

io x86 cpu-architecture numa

Is the TLB shared between multiple cores?

caching x86 cpu-architecture cpu-cache tlb

What is the relation between virt_to_phys and the CPU's MMU in the Linux kernel?

linux memory linux-kernel cpu cpu-architecture

CPU cache behaviour/policy for file-backed memory mappings?

c++ x86 operating-system cpu-architecture cpu-cache

What is the stack engine in the Sandybridge microarchitecture?

assembly x86 intel cpu-architecture

Understanding the impact of lfence on a loop with two long dependency chains, for increasing lengths

performance assembly x86 cpu-architecture perf

Game Boy: Half-carry flag and 16-bit instructions (especially opcode 0xE8)

assembly embedded emulation cpu-architecture gameboy

Why is ONE basic arithmetic operation in for loop body executed SLOWER THAN TWO arithmetic operations?

c++ performance assembly cpu-architecture google-benchmark

What does "store-buffer forwarding" mean in the Intel developer's manual?

assembly x86 intel cpu-architecture memory-model

Which cache mapping technique is used in intel core i7 processor?

x86 intel cpu-architecture cpu-cache amd-processor

What is the advantage of having instructions in a uniform format?

encoding cpu-architecture instructions fixed-width variable-length
« Newer Entries Older Entries »