Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in cpu-architecture
What specifically marks an x86 cache line as dirty - any write, or is an explicit change required?
Feb 15, 2022
x86
x86-64
cpu-architecture
cpu-cache
memory-bandwidth
CPU and GPU differences
Sep 13, 2022
gpu
cpu
cpu-architecture
Instruction decoding when instructions are length-variable
Nov 16, 2022
assembly
cpu-architecture
microprocessors
How does memory reordering help processors and compilers?
Apr 17, 2022
java
multithreading
optimization
compiler-optimization
cpu-architecture
How do I find my CPU topology?
May 27, 2017
linux
cpu
cpu-architecture
Avoid stalling pipeline by calculating conditional early
Aug 29, 2022
performance
language-agnostic
compiler-optimization
cpu-architecture
branch-prediction
Assembler : why BCD exists?
Nov 12, 2022
assembly
x86
cpu-architecture
dataformat
bcd
Would there be any point in designing a CPU that could handle IL directly?
Nov 18, 2022
c#
performance
compiler-construction
cpu
cpu-architecture
Can two processes simultaneously run on one CPU core?
Apr 10, 2014
cpu-architecture
multicore
multitasking
hyperthreading
Why does CLFLUSH exist in x86?
Sep 14, 2022
x86
cpu-architecture
cpu-cache
cache-invalidation
persistent-memory
Why are Intel x87 registers 80 bits wide?
Sep 10, 2015
assembly
x86
intel
cpu-architecture
x87
What does "subsequent read" mean in the context of volatile variables?
Aug 23, 2022
java
multithreading
cpu-architecture
How does Spectre attack read the cache it tricked CPU to load?
Nov 18, 2022
security
cpu
cpu-architecture
spectre
side-channel-attacks
whats the purpose of x86 cr0 WP bit?
Oct 16, 2022
assembly
x86
operating-system
intel
cpu-architecture
Definition/meaning of Aliasing? (CPU cache architectures)
Sep 11, 2022
caching
architecture
cpu-architecture
cpu-cache
Are armv8 and arm64 the same?
Mar 13, 2022
ios
xcode
cpu-architecture
arm64
Are loads and stores the only instructions that gets reordered?
Feb 05, 2022
x86
cpu-architecture
memory-barriers
Does an x86 CPU reorder instructions?
Apr 11, 2022
multithreading
assembly
x86
cpu-architecture
memory-barriers
Where is the Write-Combining Buffer located? x86
Jul 27, 2022
x86
intel
cpu-architecture
cpu-cache
amd-processor
« Newer Entries
Older Entries »