Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Haswell memory access

performance x86 cpu-architecture avx2 intel-pmu

difference between speculation and prediction

cpu-architecture prediction speculative-execution

Why did Intel change the static branch prediction mechanism over these years?

x86 compiler-construction intel cpu-architecture branch-prediction

Why are C++ int and long types both 4 bytes?

c++ cpu-architecture

Branch target prediction in conjunction with branch prediction?

x86 cpu-architecture branch-prediction

Does a thread waiting on IO also block a core?

multithreading asynchronous blocking synchronous cpu-architecture

TLB misses vs cache misses?

performance caching operating-system cpu-architecture tlb

What is the purpose of the Parity Flag on a CPU?

assembly cpu-architecture parity eflags

When an interrupt occurs, what happens to instructions in the pipeline?

interrupt cpu-architecture

why are separate icache and dcache needed [duplicate]

caching x86 cpu-architecture cpu-cache

How to target multiple architectures using NDK?

android android-ndk java-native-interface cpu-architecture

Why doesn't GCC use partial registers?

assembly gcc x86 x86-64 cpu-architecture

Difference between word addressable and byte addressable

memory operating-system cpu-architecture

How prevalent is branch prediction on current CPUs?

arm cpu-architecture branch-prediction

Branch Prediction and Division By Zero

c++ optimization error-handling cpu-architecture branch-prediction

What does the R stand for in RAX, RBX, RCX, RDX, RSI, RDI, RBP, RSP? [duplicate]

assembly x86 x86-64 cpu-registers cpu-architecture intel

Differences between arm "versions?" (ARMv7 only)

linux arm cpu-architecture abi

What happens after a L2 TLB miss?

performance x86 cpu cpu-architecture tlb

What's the purpose of the rotate instructions (ROL, RCL on x86)?

assembly x86 cpu-architecture bit-shift instruction-set

Cycles/cost for L1 Cache hit vs. Register on x86?

performance x86 cpu-architecture cpu-cache micro-optimization
« Newer Entries Older Entries »