Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How does the CPU know its instruction set?

cpu cpu-architecture instruction-set machine-code

With variable length instructions how does the computer know the length of the instruction being fetched? [duplicate]

assembly cpu-architecture

Main difference between Shared memory and Distributed memory

memory multiprocessing distributed shared cpu-architecture

Are Harvard architecture computers immune to arbitrary code injection and execution attacks?

security cpu-architecture harvard-architecture

Memory barriers force cache coherency?

multithreading caching cpu-architecture multicore memory-barriers

out-of-order versus in-order execution in the context of code written in C\C++

c++ c cpu-architecture

AND faster than integer modulo operation?

assembly arm cpu-architecture micro-optimization

Why does ARM have 16 registers?

arm cpu-registers cpu-architecture

On 32-bit CPUs, is an 'integer' type more efficient than a 'short' type?

architecture integer cpu 32-bit cpu-architecture

Why does C# System.Decimal (decimal) "waste" bits?

c# data-structures decimal cpu-architecture internals

How can I perform 64-bit division with a 32-bit divide instruction?

math assembly cpu-architecture fixed-point integer-division

List of supported native code of Android phones

android arm native android-ndk cpu-architecture

Is there any way in C to check at compile time if you are on an architecture where multiplication is fast?

c cpu-architecture

How is load->store reordering possible with in-order commit?

arm cpu-architecture memory-barriers

What is the difference between a physical and a logical qubit?

logic computer-science cpu-architecture quantum-computing qubit

how to interpret perf iTLB-loads,iTLB-load-misses

x86 intel cpu-architecture perf tlb

Why isn't there a data bus which is as wide as the cache line size?

caching memory cpu-architecture cpu-cache micro-architecture

Are PUSH/POP instructions considered RISC or CISC?

assembly cpu-architecture instruction-set risc

What is a Partial Flag Stall?

assembly x86 intel cpu-architecture

x86 Program Counter abstracted from microarchitecture?

x86 cpu-architecture riscv instruction-set program-counter
« Newer Entries Older Entries »