Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

Interpreting GDB registers (SSE registers)

unix x86 gdb sse

What does this instruction do ( REP MOVS BYTE PTR ES:[EDI],BYTE PTR DS: )?

assembly x86 instructions

Subtracting registers with an LEA instruction?

How does this sqrt approximation inline assembly function work?

Do compilers usually use registers for their "intended" purpose?

ADC instruction in asm

Can an instruction be in two addressing modes at the same time?

Why isn't my root directory being loaded? (FAT12)

assembly x86 nasm bootloader fat

How does "+&r" differ from "+r"?

c gcc x86 inline-assembly

x86 Assembly: Data in the Text Section

assembly x86 shellcode

Do locked instructions provide a barrier between weakly-ordered accesses?

Why is L1 write access access worst with two threads in the same core (hyperthreading) than two cores?

c++ multithreading x86

Pipeline on Registers calculation

How to optimize DivMod for a constant divisor of 10

Are load ops deallocated from the RS when they dispatch, complete or some other time?

Why does int addition though pointers take one less x86 instruction than int multiplication through pointers?

Configure ASP.NET to use x86 on x64 Windows

How can I explain the behavior of the following shellcode exploit?

Process Page Tables

c windows assembly x86 kernel

Confusion with how Win32 API calls work in assembly

windows winapi assembly x86 nasm