Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Compiling SSE intrinsics in GCC gives an error

gcc x86 intel sse simd

LEA in x86 assembly [duplicate]

assembly x86

Setting up interrupts in protected mode (x86)

c assembly x86 operating-system interrupt

Inlining of virtual functions (Clang vs GCC)

optimization x86 g++ clang

AVX2, How to Efficiently Load Four Integers to Even Indices of a 256 Bit Register and Copy to Odd Indices?

x86 sse simd avx avx2

Opposite of cache prefetch hint

performance caching assembly x86 x86-64

How can I determine what architectures gcc supports?

performance gcc x86

How to convert 32-bit float to 8-bit signed char? (4:1 packing of int32 to int8 __m256i)

c x86 simd intrinsics avx2

Does aligning memory on particular address boundaries in C/C++ still improve x86 performance?

c++ c performance x86 latency

Why is POP slow when using register R12?

performance x86 intel cpu-architecture micro-optimization

Do x86/x64 chips still use microprogramming?

x86 64-bit intel cpu-architecture microcoding

How many byes is each instruction compiled to in x86 assembly?

assembly x86 gnu-assembler instruction-set

Using AVX instructions disables exp() optimization?

visual-c++ x86 exp avx

Why makecontext does not work with pthreads

c linux x86 pthreads coroutine

How to calculate MIPS of my processor?

performance architecture x86 preprocessor performance-testing

x86 Can push/pop be less than 4 bytes? [duplicate]

memory assembly x86 stack

How to compile this program with inline asm?

c gcc assembly x86 inline-assembly

What is the difference between MOVDQA and MOVNTDQA, and VMOVDQA and VMOVNTDQ for WB/WC marked region?

assembly x86 sse simd avx

AVX2 VPSHUFB emulation in AVX

x86 simd intrinsics avx

What comes after QWORD?

assembly x86 intel terminology
« Newer Entries Older Entries »