Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

GCC code that seems to break inline assembly rules but an expert believes otherwise

Is using AVX2 can implement a faster processing of LZCNT on a word array?

How to make premultiplied alpha function faster using SIMD instructions?

c++ x86 sse simd avx

Generating Assembly For an x86 Processor

running x86 program _on_ llvm

x86 llvm

Generating CMOV instructions using Microsoft compilers

Why can't one instruction include two memory references in assembly?

assembly x86

Where data goes after Eviction from cache set in case of Intel Core i3/i7

Compiling SSE intrinsics in GCC gives an error

gcc x86 intel sse simd

LEA in x86 assembly [duplicate]

assembly x86

Setting up interrupts in protected mode (x86)

Inlining of virtual functions (Clang vs GCC)

optimization x86 g++ clang

AVX2, How to Efficiently Load Four Integers to Even Indices of a 256 Bit Register and Copy to Odd Indices?

x86 sse simd avx avx2

Opposite of cache prefetch hint

How can I determine what architectures gcc supports?

performance gcc x86

How to convert 32-bit float to 8-bit signed char? (4:1 packing of int32 to int8 __m256i)

c x86 simd intrinsics avx2

Does aligning memory on particular address boundaries in C/C++ still improve x86 performance?

c++ c performance x86 latency

Why is POP slow when using register R12?

Do x86/x64 chips still use microprogramming?

How many byes is each instruction compiled to in x86 assembly?