Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
How many assembly languages are there [closed]
May 01, 2021
assembly
x86
How to receive L1, L2 & L3 cache size using CPUID instruction in x86
Oct 31, 2018
caching
x86
intel
cpu-cache
cpuid
How to store lower or higher values from AVX/AVX2(YMM) register to memory like the SSE movlps/movhps does?
Feb 21, 2017
x86
sse
simd
avx
avx2
Math.Atan2 and FPATAN
Jan 29, 2018
c#
.net
x86
trigonometry
Assembly syntax for masked vector Intel AVX-512 instructions
Aug 11, 2022
x86
inline-assembly
icc
intel-mic
intel
When can the CPU ignore the LOCK prefix and use cache coherency?
Sep 20, 2022
multithreading
caching
concurrency
x86
cpu
Startup of Winforms program 10x slower under x64 relative to x86
Mar 09, 2020
c#
winforms
performance
x86
64-bit
How do I force gcc to call a function directly in PIC code?
Feb 16, 2021
c
gcc
x86
position-independent-code
plt
Are RMW instructions considered harmful on modern x86?
Nov 26, 2021
assembly
optimization
x86
intel
Does `xchg` encompass `mfence` assuming no non-temporal instructions?
Feb 05, 2022
multithreading
assembly
x86
intel
memory-barriers
Why wasn't MASKMOVDQU extended to 256-bit and 512-bit stores?
Dec 02, 2021
caching
x86
intel
cpu-architecture
Why does using MFENCE with store instruction block prefetching in L1 cache?
Sep 12, 2022
performance
x86
intel
memory-barriers
prefetch
32-byte aligned routine does not fit the uops cache
Jan 02, 2022
performance
assembly
x86
intel
cpu-architecture
Is the address checked by the memory alignment check mechanism a effective address, a linear address or a physical address?
Sep 02, 2022
assembly
x86
memory-alignment
osdev
memory-segmentation
x86: ZF not always updated by AND?
May 24, 2019
assembly
x86
What would happen if the CS segment register is changed? (And how would you do so?)
Feb 09, 2020
assembly
x86
x86-16
memory-segmentation
Linux kernel header.S source, why _end+3 needed when zeroing BSS?
May 22, 2017
linux
assembly
linux-kernel
x86
bootloader
Why does an assembly program only work when linked with crt1.o crti.o and crtn.o?
May 27, 2022
assembly
linker
x86
32-bit
SIMD minmag and maxmag
Feb 12, 2022
assembly
floating-point
x86
sse
avx
What are the consequences of changing a symbol from .globl to .weak?
Oct 07, 2021
c
linux
assembly
linux-kernel
x86
« Newer Entries
Older Entries »