Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

How many assembly languages are there [closed]

assembly x86

How to receive L1, L2 & L3 cache size using CPUID instruction in x86

How to store lower or higher values from AVX/AVX2(YMM) register to memory like the SSE movlps/movhps does?

x86 sse simd avx avx2

Math.Atan2 and FPATAN

c# .net x86 trigonometry

Assembly syntax for masked vector Intel AVX-512 instructions

When can the CPU ignore the LOCK prefix and use cache coherency?

Startup of Winforms program 10x slower under x64 relative to x86

How do I force gcc to call a function directly in PIC code?

Are RMW instructions considered harmful on modern x86?

Does `xchg` encompass `mfence` assuming no non-temporal instructions?

Why wasn't MASKMOVDQU extended to 256-bit and 512-bit stores?

Why does using MFENCE with store instruction block prefetching in L1 cache?

32-byte aligned routine does not fit the uops cache

Is the address checked by the memory alignment check mechanism a effective address, a linear address or a physical address?

x86: ZF not always updated by AND?

assembly x86

What would happen if the CS segment register is changed? (And how would you do so?)

Linux kernel header.S source, why _end+3 needed when zeroing BSS?

Why does an assembly program only work when linked with crt1.o crti.o and crtn.o?

assembly linker x86 32-bit

SIMD minmag and maxmag

What are the consequences of changing a symbol from .globl to .weak?