Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

LFENCE is really useless vs. Spectre #2?

assembly memory x86 x86-64 cpu-architecture

what is jmpl instruction in x86?

assembly x86 gnu-assembler att

BMI for generating masks with AVX512

x86 simd avx512 bmi

Why was NOP assigned to 0x90 in x86 assembly?

assembly x86 opcode machine-code nop

transpose for 8 registers of 16-bit elements on SSE2/SSSE3

assembly matrix x86 sse simd

How do I atomically read a value in x86 ASM?

assembly x86 thread-safety atomic

x86 128-bit atomic ops

assembly x86 atomic x86-64

Assembly - shr instruction turn on carry flag?

assembly x86

What is the difference between physical and absolute address?

memory x86

How to disassemble movb instruction

assembly x86 disassembly objdump i386

Can I POP a value from the stack, but put it nowhere in NASM Assembly?

x86 stack nasm stack-memory stack-pointer

Cross-platform implementation of the x86 pause instruction

c++ c++11 x86

How can I find out what "processor family" an Intel processor is under?

assembly x86 cpu intel instructions

Fastest way to horizontally sum SSE unsigned byte vector

c++ x86 sse simd

Shifting 4 integers right by different values SIMD

c++ x86 sse simd avx

What is the JCC instruction in x86

assembly x86 intel opcode mnemonics

Is Intel® Transactional Synchronization Extensions New Instruction (TSX-NI) difference from Intel TSX?

c++ assembly x86 intel-tsx

Can we say that an x86 CPU has data types?

assembly types x86

Why do Compilers put data inside .text(code) section of the PE and ELF files and how does the CPU distinguish between data and code?

x86 cpu reverse-engineering compiler-optimization elf

Can a UEFI machine use BIOS interrupts?

assembly x86 operating-system x86-16 uefi intel
« Newer Entries Older Entries »