Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

Boolean values as 8 bit in compilers. Are operations on them inefficient?

c++ c optimization x86 boolean

VT Not Supported when Installing HAXM

NASM Vs GAS (Practical differences)

Stack allocation, padding, and alignment

c gcc assembly x86 stack

Getting started with Intel x86 SSE SIMD instructions

c gcc x86 sse simd

Does integer overflow cause undefined behavior because of memory corruption?

Do current x86 architectures support non-temporal loads (from "normal" memory)?

c++ c caching x86 prefetch

How can I do a CPU cache flush in x86 Windows?

c windows x86 cpu cpu-cache

What does `rep ret` mean?

Does it make any sense to use the LFENCE instruction on x86/x86_64 processors?

What does MOV EAX, DWORD PTR DS:[ESI] mean and what does it do?

assembly x86

Why is this SSE code 6 times slower without VZEROUPPER on Skylake?

performance x86 intel sse avx

Calling 32bit Code from 64bit Process

How are atomic operations implemented at a hardware level?

Why is linear read-shuffled write not faster than shuffled read-linear write?

"enter" vs "push ebp; mov ebp, esp; sub esp, imm" and "leave" vs "mov esp, ebp; pop ebp"

How are cache memories shared in multicore Intel CPUs?

What does the "rep stos" x86 assembly instruction sequence do?

assembly x86

Why is gcc allowed to speculatively load from a struct?

Weird MSC 8.0 error: "The value of ESP was not properly saved across a function call..."