Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in verilog
Using case statement and if-else at the same time?
Feb 16, 2026
verilog
hdl
using a conditional variable which is defined later in verilog
Feb 14, 2026
conditional-statements
verilog
instantiation
mux
How to use inout and reg together in Verilog
Feb 12, 2026
verilog
Why is $display not executing when I expect it to?
Feb 12, 2026
verilog
system-verilog
verilog representation of a flops
Feb 12, 2026
verilog
Updating multiple variables in case statement
Feb 05, 2026
case
conditional-statements
verilog
case-statement
Does Verilog automatically convert Behavioral modeling into Structural modeling?
Feb 06, 2026
verilog
hdl
synthesis
Is there any special significance of parentheses when used to wrap a parameter?
Feb 03, 2026
verilog
system-verilog
Using blocking assignments to infer flip-flops in Verilog
Feb 04, 2026
verilog
system-verilog
verilog: how do I add parameters
Feb 01, 2026
verilog
xilinx
Verilog Error: output or inout port "Q" must be connected to a structural net expression
Jan 31, 2026
verilog
Modules in Verilog: output reg vs assign reg to wire output
Jan 30, 2026
verilog
hdl
How to initialize an array of integers?
Jan 29, 2026
verilog
Is it possible to create task within interface for specific modport?
Jan 28, 2026
verilog
system-verilog
I'm getting this error for my verilog code, "Illegal operation for constant expression"
Jan 27, 2026
verilog
iverilog
How to randomize an array of bit arrays in verilog?
Jan 26, 2026
verilog
system-verilog
why output of 2nd function call to 4 bit adder is X(don't care)?
Jan 26, 2026
verilog
modelsim
Verilog expand each bit n times
Jan 22, 2026
verilog
system-verilog
Why isn't parameter being passed properly in Verilog?
Jan 20, 2026
parameter-passing
verilog
Older Entries »
Menu