Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in verilog
What to do when a latch cannot be avoided?
Apr 15, 2026
hardware
verilog
fpga
xilinx
How to use Arithmetic expression in Enum in system verilog?
Apr 12, 2026
verilog
system-verilog
test-bench
Asynchronous FIFO Design
Apr 11, 2026
verilog
fifo
Evaluation Event Scheduling - Verilog Stratified Event Queue
Apr 11, 2026
python
verilog
fpga
hdl
realtime communicate with Verilog simulation
Apr 09, 2026
c
verilog
simulation
communication
Clarification on uses of posedge in "if"
Apr 03, 2026
verilog
Can I give part selects meaningful names in verilog?
Apr 03, 2026
verilog
How to monitor signal in SystemVerilog program block
Mar 29, 2026
verilog
system-verilog
Part select behaves strangely in simulator when it goes through a wire
Mar 27, 2026
simulation
verilog
Half Tone pixel converter output is undefined
Mar 27, 2026
verilog
Icarus Verilog syntax error when subtracting two 32-bit inputs?
Mar 26, 2026
verilog
iverilog
converting if else statement to ternary
Mar 25, 2026
verilog
Is there ever a reason for "? 1 : 0" in Verilog?
Mar 24, 2026
verilog
conditional-operator
Verilog: Sum over n register
Mar 23, 2026
sum
verilog
Memory module bidirectional data is unknown
Mar 23, 2026
verilog
Understanding the difference between overflow and carry flags
Mar 21, 2026
verilog
cpu-architecture
alu
carryflag
signed-overflow
scale 14 bit word to an 8 bit word
Mar 21, 2026
verilog
fpga
sampling
uart
Preventing argument substitution in Systemverilog text replacement macro
Mar 18, 2026
verilog
system-verilog
Verilog doesn't have something like main()?
Mar 16, 2026
verilog
« Newer Entries
Older Entries »
Menu