Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in intel

Intel SSE and AVX Examples and Tutorials [closed]

intel sse vectorization avx

Why use _mm_malloc? (as opposed to _aligned_malloc, alligned_alloc, or posix_memalign)

c memory-management intel dynamic-memory-allocation

C code loop performance

c performance intel instructions assembly

How to check if Intel Virtualization is enabled without going to BIOS in Windows 10 [closed]

windows windows-10 x86-64 intel virtualization

How exactly do partial registers on Haswell/Skylake perform? Writing AL seems to have a false dependency on RAX, and AH is inconsistent

assembly x86 intel cpu-architecture micro-optimization

SIMD instructions lowering CPU frequency

optimization x86 intel compiler-optimization avx512

What was the original reason for the design of AT&T assembly syntax?

assembly x86 intel att

what is a store buffer?

architecture hardware intel cpu-architecture

How are x86 uops scheduled, exactly?

performance optimization x86 intel cpu-architecture

Why is this SSE code 6 times slower without VZEROUPPER on Skylake?

performance x86 intel sse avx

Why is Numpy with Ryzen Threadripper so much slower than Xeon?

python performance numpy intel amd-processor

How are cache memories shared in multicore Intel CPUs?

performance x86 multiprocessing intel cpu-cache

Where is the L1 memory cache of Intel x86 processors documented?

performance intel cpu-architecture cpu-cache

How are denormalized floats handled in C#?

c# .net performance intel sse

Micro fusion and addressing modes

assembly x86 intel cpu-architecture iaca

Why is x86 little endian?

x86 intel endianness cpu-architecture microprocessors

How to control which core a process runs on?

multicore intel system-calls instruction-set

FLOPS per cycle for sandy-bridge and haswell SSE2/AVX/AVX2

cpu intel cpu-architecture avx flops

What does the endbr64 instruction actually do?

assembly x86-64 intel instructions

What is the purpose of the "PAUSE" instruction in x86?

parallel-processing x86 x86-64 intel critical-section
« Newer Entries Older Entries »