Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How can I perform 64-bit division with a 32-bit divide instruction?

math assembly cpu-architecture fixed-point integer-division

List of supported native code of Android phones

android arm native android-ndk cpu-architecture

Is there any way in C to check at compile time if you are on an architecture where multiplication is fast?

c cpu-architecture

How is load->store reordering possible with in-order commit?

arm cpu-architecture memory-barriers

What is the difference between a physical and a logical qubit?

logic computer-science cpu-architecture quantum-computing qubit

how to interpret perf iTLB-loads,iTLB-load-misses

x86 intel cpu-architecture perf tlb

Why isn't there a data bus which is as wide as the cache line size?

caching memory cpu-architecture cpu-cache micro-architecture

Are PUSH/POP instructions considered RISC or CISC?

assembly cpu-architecture instruction-set risc

What is a Partial Flag Stall?

assembly x86 intel cpu-architecture

x86 Program Counter abstracted from microarchitecture?

x86 cpu-architecture riscv instruction-set program-counter

What is the Difference B/W TCB(Thread control block) & PCB(Process)

multithreading linux-kernel pthreads cpu-architecture

Instruction Pointer vs Program Counter?

assembly cpu cpu-architecture cpu-registers program-counter

Slow jmp-instruction

assembly x86 intel cpu-architecture branch-prediction

Is HyperThreading / SMT a flawed concept?

multithreading cpu-architecture hyperthreading

von neumann vs harvard architecture

hardware cpu-architecture von-neumann harvard-architecture

Why INC and ADD 1 have different performances? [duplicate]

optimization assembly x86 hardware cpu-architecture

Difference b/w hyper threading and multithreading?

multithreading cpu-architecture hyperthreading

Can branch prediction cause illegal instruction?

assembly x86-64 cpu-architecture branch-prediction

Does a branch misprediction flush the entire pipeline, even for very short if-statement body?

performance x86 branch cpu-architecture branch-prediction

Can we have a computer with just registers as memory? [closed]

memory cpu-architecture cpu-registers
« Newer Entries Older Entries »