I tried Vivado and Quartus, but both of them are quite heavy, and the tools are very complicated for a starter. Is there a lightweight free IDE + Simulator for a starter who is learning VHDL?

For simulation, ModelSim-Altera Starter Edition is a free version of ModelSim provided by Altera, and is very user friendly and widely used. It has a build in editor with VHDL color coding, so you can do editing, compile, and simulation from within ModelSim. Vivado (Xilinx) and Quartus (Altera) are synthesis tools, which can transform your VHDL design files into a hardware representation that can be downloaded into an FPGA. These synthesis tools are used for step two, after a design has been created and simulated to verify proper operation.

Lightweight VHDL simulator in Windows

2 Answers

VHDL-Simulation:

There are ports of the linux programs GHDL and GTKwave for windows:

https://github.com/ghdl/ghdl/releases
http://gtkwave.sourceforge.net/
http://gtkwave.sourceforge.net/gtkwave.pdf

GHDL is a command line tool to compile VHDL files and "simulate" them. the output is a waveform file, which can be viewed/inspected by gtkwave. You can write some scripts (I would advice PowerShell) to automate the compilation or you can use a build tool.

In my opinion (Quartus) ModelSim / QuestaSim is not lightweight. The Xilinx simulators iSim (included in ISE) and xSim (included in Vivado) are good enough for every day simulations. ghdl is very fast, but does not support all (advanced) VHDL features.

VHDL-IDEs:

If you are familiar with state-of-the art coding environments like Visual Studio, SharDevelop, MonoDevelop, Eclipse or NetBeans then I would say coding HDLs is still in the stone-age !!

All big vendors offer free HDL toolchains, which are paided by the devices, but these tools are only multi-tabbed text editors with a design hierarchy viewer and some buttons to hide the command line tool executions.

The mentioned Sigasi Eclipse plugin (there is also e free version) is new on the market and has some advantages. This plugin is under constant development and still increasing in its features. I tested several versions in the past, but I'm not satisfied with some features so I'm still using ISE :)

As a students I have not the chance to try some professional tools from Aldec, Mentor, ...

187

answered Oct 03 '22 08:10

Paebbels

For simulation, ModelSim-Altera Starter Edition is a free version of ModelSim provided by Altera, and is very user friendly and widely used. It has a build in editor with VHDL color coding, so you can do editing, compile, and simulation from within ModelSim.

Vivado (Xilinx) and Quartus (Altera) are synthesis tools, which can transform your VHDL design files into a hardware representation that can be downloaded into an FPGA. These synthesis tools are used for step two, after a design has been created and simulated to verify proper operation.

answered Oct 03 '22 09:10

Morten Zilmer

Related questions
                            
                                What is the purpose of the `std_logic` enumerated type in VHDL?
                            
                                Graph/schematic generator for VHDL
                            
                                What is "gate count" in synthesis result and how to calculate
                            
                                VHDL assigning literals
                            
                                Type conversion in VHDL: real to integer - Is the rounding mode specified?
                            
                                Way to initialize synthesizable 2D array with constant values in Verilog
                            
                                Variable number of inputs and outputs in VHDL
                            
                                Is it necessary to seperate combinational logic from sequential logic while coding in VHDL, while aiming for synthesis?
                            
                                How do I make Quartus II compile faster
                            
                                Purpose to providing more than one architecture?
                            
                                If Statement VHDL
                            
                                VHDL: creating a very slow clock pulse based on a very fast clock
                            
                                How to stop a simulation by timeout?
                            
                                Is the use of rising_edge on non-clock signal bad practice? Are there alternatives?
                            
                                how to declare two dimensional arrays and their elements in VHDL
                            
                                VHDL - Adding two 8-bit vectors into a 9-bit vector
                            
                                Ideas for a flexible/generic decoder in VHDL
                            
                                VHDL: Is it possible to define a generic type with records?
                            
                                VHDL: is using inout port bad practise?
                            
                                VHDL initialize vector (the length is not a multiple of 4) in hex

Donate For Us

If you love us? You can donate to us via Paypal or buy me a coffee so we can maintain and grow! Thank you!

Donate Us With

Lightweight VHDL simulator in Windows

Tags:

vhdl

mommomonthewind

People also ask