Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in intel

AMD multi-core programming

how do addressing modes work on a physical level?

Task management on x86

How does ptrace POKETEXT works when modifying program text?

Shortest Intel x86-64 opcode for rax=1?

How does the CPU/assembler know the size of the next instruction?

Weird results with movzwl, %ax and negative values

Why is RDTSC a virtualized instruction on modern processors?

Meaning of "ds:" in assembly language

assembly x86 intel

SSE: unaligned load and store that crosses page boundary

Which assemblers currently support the AVX instruction set?

x86 assembly simd avx intel

Displaying extended ASCII characters

How much speed-up from converting 3D maths to SSE or other SIMD?

Win32 EXCEPTION_INT_OVERFLOW vs EXCEPTION_INT_DIVIDE_BY_ZERO

C to assembly call convention 32bit vs 64bit

c linux assembly x86 x86-64 intel

What are my available march/mtune options?

Crash with icc: can the compiler invent writes where none existed in the abstract machine?

Divide and Get Remainder at the same time?

x86 modulo divide intel

What is the function of the push / pop instructions used on registers in x86 assembly?

Why does GCC use multiplication by a strange number in implementing integer division?