Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in cpu-registers
Storing values in HI and LO registers of MIPS
Dec 12, 2022
assembly
mips
cpu-registers
spim
How to inform GCC to not use a particular register
Dec 10, 2022
linux
gcc
compiler-construction
cpu-registers
C : Passing auto variable by reference
Dec 08, 2022
c
cpu-registers
How to read from and write to hardware registers using C#?
Dec 09, 2022
c#
hardware
cpu-registers
How are registers and other information preserved during function calls in C?
Dec 08, 2022
c
cpu-registers
Register allocation rules in code generated by major C/C++ compilers
Dec 08, 2022
c++
c
assembly
compiler-construction
cpu-registers
Can AVX2-compiled program still use 32 registers of an AVX-512 capable CPU?
Dec 05, 2022
x86
compiler-optimization
cpu-architecture
cpu-registers
avx512
Can gcc/g++ tell me when it ignores my register?
Dec 05, 2022
c++
c
gcc
g++
cpu-registers
Which registers are protected from user space in linux?
Dec 04, 2022
assembly
linux-kernel
x86
kernel
cpu-registers
What do the contents of the general purpose registers contain?
Nov 14, 2022
ios
objective-c
macos
cpu-registers
Unrelated code changes results of calculation
Nov 10, 2022
c#
floating-point
cpu-registers
non-deterministic
Increasing per thread register usage in CUDA
Nov 06, 2022
memory
cuda
latency
cpu-registers
gdb: SSE register output format
Nov 03, 2022
debugging
assembly
gdb
sse
cpu-registers
Why do no processors have asymmetric registers?
Oct 20, 2022
llvm
cpu-architecture
cpu-registers
Understanding Memory Models
Oct 15, 2022
cpu-architecture
cpu-registers
memory-model
msvc compiler behaviour after all registers are used
Oct 08, 2022
c++
visual-c++
cpu-registers
Reserve bytes in stack: x86 Assembly (64 bit)
Sep 30, 2022
assembly
x86-64
cpu-registers
Optimizing used registers when using inline ARM assembly in GCC
Sep 28, 2019
gcc
arm
inline-assembly
cpu-registers
register-allocation
Unknown register name 'q0' in asm
Feb 19, 2021
ios
ios7
build
cpu-registers
armv7
Performance implications of context switches for 64-bit segment bases
May 17, 2020
intel
c
linux
performance
x86-64
cpu-registers
« Newer Entries
Older Entries »