Logarithm in Verilog

Tags:

I've a statement in verilog looking like integer level = log(N) (Where N is a parameter and level is to be determined) But I understand I cannot do complex math statements in verilog, so I'm wondering if there is an alternative solution to the above problem?

Any feedback appreciated!

482

asked Apr 09 '11 00:04

Max Eastman

1 Answers

If it is a logarithm base 2 you are trying to do, you can use the built-in function $clog2().

answered Nov 14 '22 13:11

abettino

Related questions
                            
                                Passing parameters to Verilog modules
                            
                                How to set up Eclipse for FPGA design in VHDL and Verilog)?
                            
                                Program to create a Verilog block diagram
                            
                                Use of forever and always statements
                            
                                What is always followed by #(...) pound mean in Verilog?
                            
                                How to design a 64 x 64 bit array multiplier in Verilog?
                            
                                Is there a simple example of how to generate verilog from Chisel3 module?
                            
                                How do I read an environment variable in Verilog/System Verilog?
                            
                                What does "net" stand for in Verilog?
                            
                                Is $readmem synthesizable in Verilog?
                            
                                Verilog Always block using (*) symbol
                            
                                $display in Verilog and printf in C
                            
                                <= Assignment Operator in Verilog
                            
                                How to generate schematic file from verilog source in Xilinx
                            
                                Verilog equivalent of "wait until ... for ..."?
                            
                                How to initialize contents of inferred Block RAM (BRAM) in Verilog
                            
                                How can I separate long statements into lines in Verilog
                            
                                Width independent functions
                            
                                VHDL: Is there a convenient way to assign ascii values to std_logic_vector?
                            
                                Printing signed integer value stored in a variable of type reg

Logarithm in Verilog

Tags:

logarithm

verilog

Max Eastman

People also ask

1 Answers

abettino

Recent Activity

Donate For Us