Use of forever and always statements

Question

Both the following codes generate a clock. I need to know if there is any use of forever loop other than clock generation? I have only come across forever in clock generation. If it only serves this purpose, isn't it useless?

initial begin
clk = 0;
forever begin
#5 clk = ~clk;
end
end

initial begin
clk = 0 ;
always begin 
# 5 clk = ~clk;
end
end

Answer 1

Your second code snippet is actually a syntax error. The difference between forever and always is that always can exist as a "module item", which is the name that the Verilog spec gives to constructs that may be written directly within a module, not contained within some other construct. initial is also a module item. always blocks are repeated, whereas initial blocks are run once at the start of the simulation.

forever is a procedural statement that can only be used in a procedural context. So it is legal to write initial forever or always forever, but not just forever.

The situation where forever becomes quite important is within tasks, which are procedural contexts, so use of always is not allowed. (Functions are procedural contexts as well, but may not contain delays, which makes it unlikely that forever will come in useful.