Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

order for encoding x86 instruction prefix bytes

assembly x86

X86 instructions to power off computer in real mode?

assembly x86 dos intel

Cache-as-Ram (no fill mode) Executable Code

x86 cpu-architecture cpu-cache osdev

Why gcc autovectorization does not work on convolution matrix biger than 3x3?

c gcc x86 compiler-optimization auto-vectorization

while(i--) optimization by gcc and clang: why don't they use sub / jnc?

c performance gcc assembly x86

Does vzeroall zero registers ymm16 to ymm31?

assembly x86 intel avx avx512

Running code on different processor (x86 assembly)

assembly x86 multiprocessing smp real-mode

Real mode BIOS routine and Protected Mode

assembly operating-system x86 x86-16 protected-mode intel

How to use libelf to generate an ELF file for my own compiler?

c file assembly x86 elf

Relation between bytecode instructions and processor operations

java x86 bytecode processor atomic

Pointer Deferencing in x86 Assembly Code

c pointers assembly x86 att

What does "r/m8" mean when used in instruction encoding tables?

assembly x86

Can I read the CPU performance counters from a user-mode program in Windows?

windows performance x86 hardware

What is the penalty of mixing EVEX and VEX encoded scheme?

assembly x86 simd avx512

How do declare a memory range as uncacheable using gcc on x86 platform?

gcc assembly x86 sse

Converting a C++ project to x64 with __m64 references

c++ visual-c++ x86 64-bit mmx

What are the costs of failed store-to-load forwarding on x86?

x86 intel cpu-architecture micro-optimization amd-processor

Is it possible to use both 64 bit and 32 bit instructions in the same executable in 64 bit Linux?

linux assembly x86 x86-64 32bit-64bit

Can the A20 line still be masked off on Haswell and successors?

x86 legacy chipset

What happens when you disable interrupts, and what do you do with interrupts you don't know how to handle?

assembly x86 interrupt interrupt-handling isr
« Newer Entries Older Entries »