Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Is it allowed to access memory that spans the zero boundary in x86?

assembly x86 x86-64 intel cpu-architecture

How does the CPU know how many bytes it should read for the next instruction, considering instructions have different lenghts?

assembly x86 cpu-architecture disassembly machine-code

What happens with nested branches and speculative execution?

cpu-architecture nested-if branch-prediction speculative-execution

Can a lower level cache have higher associativity and still hold inclusion?

caching memory memory-management cpu-architecture cpu-cache

Why does x86 paging have no concept of privilege rings?

x86 operating-system cpu-architecture paging privileges

What exactly is a machine cycle?

assembly cpu-architecture cpu-speed z80

How does a process keep track of its local variables

c assembly memory-management cpu-architecture

Interrupting an assembly instruction while it is operating

assembly interrupt cpu-architecture atomic interrupted-exception

Manual vectorization using AVX vector intrinsics only runs about the same speed as 4 scalar FP adds on Ryzen?

c assembly x86 cpu-architecture avx

How do I find information about the parallel architecture of my CPU?

linux parallel-processing cpu-architecture

SoundCloud iOS SDK architectures

ios xcode linker-errors soundcloud cpu-architecture

How can I tell whether my computer is Harvard or von Neumann architecture?

cpu cpu-architecture von-neumann harvard-architecture

Pipeline on Registers calculation

c++ assembly x86 cpu-architecture

Are load ops deallocated from the RS when they dispatch, complete or some other time?

x86 intel cpu-architecture micro-architecture

Neccessity of push and pop operands on CPUs

assembly stack cpu cpu-architecture att

memory segments and physical RAM [closed]

memory memory-management operating-system cpu-architecture

Why memory reordering is not a problem on single core/processor machines?

multithreading synchronization cpu-architecture low-level memory-barriers

When could 2 virtual addresses map to the same physical address?

operating-system memory-address cpu-architecture

Is Go language CPU dependent?

go cpu cpu-architecture

The ordering of L1 cache controller to process memory requests from CPU

x86 hardware cpu-architecture cpu-cache memory-barriers
« Newer Entries Older Entries »