Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Why is a conditional move not vulnerable for Branch Prediction Failure?

performance assembly optimization cpu-architecture branch-prediction

atomic operation cost

performance atomic cpu-architecture lock-free

Why does Intel hide internal RISC core in their processors?

assembly x86 intel cpu-architecture

Why is x86 ugly? Why is it considered inferior when compared to others? [closed]

assembly x86 mips x86-64 cpu-architecture

What's the difference between a word and byte?

assembly memory hardware terminology cpu-architecture

Why do x86-64 systems have only a 48 bit virtual address space?

x86-64 virtual-memory cpu-architecture

What is the "FS"/"GS" register intended for?

assembly x86 cpu-architecture cpu-registers memory-segmentation

Are there any smart cases of runtime code modification?

executable cpu-architecture instructions self-modifying platform-agnostic

Write-back vs Write-Through caching?

caching cpu-architecture cpu-cache

Bubble sort slower with -O3 than -O2 with GCC

c gcc x86-64 cpu-architecture compiler-optimization

Why is processing an unsorted array the same speed as processing a sorted array with modern x86-64 clang?

c++ performance clang cpu-architecture branch-prediction

What is difference between sjlj vs dwarf vs seh?

c++ compiler-construction mingw cpu-architecture mingw-w64

Why is a boolean 1 byte and not 1 bit of size?

c++ boolean byte cpu-architecture abi

What is the difference between Trap and Interrupt?

x86 operating-system kernel interrupt cpu-architecture

What Every Programmer Should Know About Memory?

optimization memory x86 cpu-architecture cpu-cache intel

What is the purpose of the "Prefer 32-bit" setting in Visual Studio and how does it actually work?

c# .net visual-studio compilation cpu-architecture

Difference between core and processor

cpu core cpu-architecture

What is a retpoline and how does it work?

security assembly x86 cpu-architecture spectre

Deoptimizing a program for the pipeline in Intel Sandybridge-family CPUs

c++ optimization x86 intel cpu-architecture

How do I achieve the theoretical maximum of 4 FLOPs per cycle?

c++ assembly x86-64 cpu-architecture flops
« Newer Entries Older Entries »