Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

Where can I find a definitive list of the ModelSim error codes?

Tags:

vhdl

fpga

modelsim

I am running some VHDL through ModelSim. Each error and warning has its own error code (like this: (vcom-1292) Slice range direction "downto" specified in slice with prefix of unknown direction. This is just an example message; I understand what it means.

I assume that Mentor has a list of all possible error codes and a more elaborate description of what they mean, and how to avoid them. I did not find this error code in the PDFs that come with ModelSim, nor did I find it through Google. Any pointers anybody?

like image 791
Philippe Avatar asked Jan 20 '11 16:01

Philippe

People also ask

How do I fix error loading design in modelsim?

I resolved it by right clicking on the specific library and clicking "refresh". Then, I recompiled and restarted simulation, and it worked.

What is vopt in modelsim?

vmap. defines a mapping between a logical library name and a directory. vopt. produces an optimized version of your design.

How do I delete a transcript on modelsim?

You have the option of clearing the transcript (File > Clear Transcript) if you don't want to save the entire command history. To save the contents of the transcript select File > Save Transcript As from the Main menu.

1 Answers

There is a modelsim command called verror with an -all option to list them all, and other options to inspect the messages further.

like image 182
Jan Decaluwe Avatar answered Oct 17 '22 10:10

Jan Decaluwe
Sign in to Comment

Related questions

Program for drawing VHDL block diagrams? [closed]
Is there a VHDL equivalent to Verilog's @(*), i.e., automatic process sensitivity list
Testing FPGA Designs at Different Levels
Compile Date and Time in FPGA
Verilog question mark (?) operator
Hidden Features of VHDL [closed]
VHDL driving signal from different processes
What' s the difference between <= and := in VHDL
Wait until <signal>=1 never true in VHDL simulation
Multidimensional Array Of Signals in VHDL
Why is rising edge preferred over falling edge
Which programming language has very short context-free Grammar in its formal specification?
Does anybody have quantitative data on VHDL versus Verilog use?
Assign a single bit from STD_LOGIC_VECTOR to STD_LOGIC
VHDL difference between => and <=
How to declare an output with multiple zeros in VHDL
What to use for VHDL/digital-logic simulation on Mac OS X
Comparing a long std_logic_vector to zeros
VHDL: use the length of an integer generic to determine number of select lines
What does "others=>'0'" mean in an assignment statement?

Donate For Us

If you love us? You can donate to us via Paypal or buy me a coffee so we can maintain and grow! Thank you!