Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
8086 TASM: Illegal Indexing Mode [duplicate]
Jan 15, 2023
assembly
x86
x86-16
tasm
Cast from float to double produces different results—same code, same compiler, same OS
Jan 14, 2023
c
assembly
x86
visual-c++-6
disassembly
Bitwise operation on a floating point usefulness
Jan 11, 2023
assembly
x86
floating-point
bit-manipulation
bitwise-operators
Print string using INT 0x10 in bootsector
Jan 11, 2023
assembly
x86
fasm
Why isn't movl from memory to memory allowed?
Jan 08, 2023
assembly
x86
cpu-architecture
instruction-set
Can two instructions execute in the same cycle if the same register is used as input and output respectively?
Jan 08, 2023
assembly
x86
x86-64
cpu-architecture
micro-optimization
Unexpected output when printing directly to text video memory
Jan 07, 2023
c
x86
kernel
bootloader
osdev
8086 random number generator (not just using the system time)?
Jan 07, 2023
assembly
random
x86
x86-16
emu8086
Copying data from one variable to another
Jan 05, 2023
assembly
x86
nasm
Is it possible to dereference something inside of a dereference in assembly?
Jan 05, 2023
assembly
x86
masm
dereference
Instruction reordering in x86 / x64 asm - performance optimisation with latest CPUs
Jan 04, 2023
assembly
optimization
x86
x86-64
micro-optimization
Unknown meaning of colon ( : ) in assembly instruction
Jan 05, 2023
assembly
x86
x86-64
disassembly
Would buffering cache changes prevent Meltdown?
Jan 05, 2023
caching
x86
cpu
cpu-architecture
cpu-cache
GCC inline assembly with stack operation
Jan 05, 2023
assembly
gcc
x86
inline-assembly
stack-memory
Multishift operation
Jan 05, 2023
c++
x86
bit-manipulation
bitwise-operators
bmi
Can I get a int from my EAX/RAX to a register of the FPU like st0?
Jan 05, 2023
assembly
x86
nasm
fpu
Is a mov to a segmentation register slower than a mov to a general purpose register?
Jan 04, 2023
assembly
x86
cpu-architecture
memory-segmentation
cpu-cycles
How to use XACQUIRE, XRELEASE Hardware Lock Elision (HLE) prefix hints?
Jan 04, 2023
assembly
x86
x86-64
intel
cpu-architecture
Assembly Instructions: AAA
Jan 05, 2023
assembly
x86
x86-16
bcd
80286
Why can't mov set CS, the code segment register, even though it can set others?
Jan 04, 2023
assembly
x86
memory-segmentation
« Newer Entries
Older Entries »