Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in instruction-set

MOVZX missing 32 bit register to 64 bit register

assembly x86-64 instruction-set

Difference between ISA (e.g. MIPS) and Assembly language

assembly mips instruction-set

How does a zero register improve performance?

mips cpu-registers instruction-set

Standard C++11 code equivalent to the PEXT Haswell instruction (and likely to be optimized by compiler)

c++ c++11 bit-manipulation compiler-optimization instruction-set intel x86 bmi

How to use processor instructions in C++ to implement fast arithmetic operations

c++ assembly processor instruction-set

Which x86 instruction has a 10-byte immediate?

assembly x86 x86-64 machine-code instruction-set

MIPS: Why do we need load byte when we already have load word?

assembly mips instruction-set

What is an assembly-level representation of pushl/popl %esp?

assembly x86 stack-memory instruction-set stack-pointer

How is machine code stored in the EXE file?

x86 portable-executable machine-code instruction-set opcode

What's the point of instructions with only the REX prefix in 64bit mode?

assembly x86-64 cpu-registers instruction-set

How does the CPU know its instruction set?

cpu cpu-architecture instruction-set machine-code

Difference between PREFETCH and PREFETCHNTA instructions

assembly x86 cpu-cache prefetch instruction-set

Are PUSH/POP instructions considered RISC or CISC?

assembly cpu-architecture instruction-set risc

x86 Program Counter abstracted from microarchitecture?

x86 cpu-architecture riscv instruction-set program-counter

CS:APP example uses idivq with two operands?

assembly x86-64 instruction-set

MWAIT vs HALT in terms of efficiency

assembly x86-64 cpu-architecture instruction-set

Disabling AVX2 in CPU for testing purposes

testing x86 avx instruction-set avx2

How does the CPU distinguish 'CALL rel16' (E8 cw) and 'CALL rel32' (E8 cd)?

assembly x86 instruction-set

Why are CISC processors harder to pipeline? In what sense are some instructions "more complex" than others?

x86 cpu-architecture instruction-set pipelining

How does mtune actually work?

gcc optimization cpu-architecture instructions instruction-set
« Newer Entries Older Entries »