Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in assembly
Custom Display Modes in Assembly
Oct 29, 2025
assembly
interrupt
x86-16
screen-resolution
why cannot define same local label in multiple functions?
Oct 30, 2025
assembly
syntax
x86-64
gnu-assembler
CLion, CMSIS and error: "expected identifier or '(' before '__asm'"
Oct 30, 2025
c
assembly
cmake
arm
clion
Pipeline refill cycles for instructions in arm
Oct 30, 2025
assembly
arm
pipeline
instruction-set
`atomic_compare_exchange_strong_explicit()` -- what do the various combinations of `success` and `failure` parameter do, when not equal?
Oct 30, 2025
c
assembly
atomic
stdatomic
What is the advantage of using segment registers (today)?
Oct 30, 2025
assembly
x86
cpu-registers
memory-segmentation
How to encode immediate value in arm?
Oct 30, 2025
assembly
arm
machine-code
immediate-operand
How to set up a CMake cross-assembling toolchain for 6502 CPU (C64)?
Oct 29, 2025
assembly
cmake
cross-platform
6502
commodore
X86: How to set lower half of xmm0 to 0, without affecting the upper half?
Oct 30, 2025
assembly
x86
sse
simd
micro-optimization
What do the MIPS load word left (LWL) and load word right (LWR) instructions do?
Oct 29, 2025
assembly
mips
memory-alignment
instructions
instruction-set
Why can't I pipe assembler output to stdout?
Oct 30, 2025
gcc
assembly
ld
elf
bfd
Allocate heap memory in 64-bit assembler
Oct 30, 2025
assembly
Why does first address equal 0000 when .org 8000 in assembly?
Oct 29, 2025
assembly
disassembly
hexdump
eeprom
6502
How to initialize a local struct in MASM assembly
Oct 29, 2025
assembly
struct
x86
masm
Is there a typo/bug in the documentation of the loop instruction?
Oct 29, 2025
assembly
x86
intel
manual
In JWASM/MASM - pshufw produces Error A2030: Instruction or register not accepted in current CPU mode
Oct 29, 2025
assembly
x86
masm
sse
mmx
Are there small registers in ARM assembly?
Oct 29, 2025
assembly
arm
cpu-registers
How can I do efficiently bitwise majority voting on 3, 5, 7, 9 inputs with SSE/SSE2/AVX/...?
Oct 27, 2025
assembly
sse
avx
neon
avx512
Same source and destination register in ldr
Oct 29, 2025
assembly
arm
« Newer Entries
Older Entries »