Frank Dejay questions

• How can I calculate propagation delay through series of combinational circuits using Verilog and FPGA?
• verilog always, begin and end evaluation
• What's included in a verilog always @* sensitivity list?
• Assign a synthesizable initial value to a reg in Verilog

Frank Dejay answers