Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Intel Galileo bare metal UART

c x86 uart bare-metal intel-galileo

how are structs passed as parameters in assembly

assembly x86 stdcall cdecl

Under what circumstances does control pass from userspace to the Linux kernel space?

linux linux-kernel x86

Fibonacci Series in Assembly x86

assembly x86 fibonacci

Why does VC++ 2010 often use ebx as a "zero register"?

visual-c++ assembly x86 visual-c++-2010

Is virtual memory used when using Port-mapped I/O?

c linux x86 device-driver virtual-memory

How does dynamic recompilation handle instruction-pointer checks in software virtualization?

compilation x86 virtualbox virtualization x86-emulation

Hardware cache events and perf

linux performance x86 perf intel-pmu

Can ptrace tell if an x86 system call used the 64-bit or 32-bit ABI?

linux x86 x86-64 system-calls ptrace

What are the microarchitectural details behind MSBDS (Fallout)?

security x86 cpu-architecture speculative-execution cpu-mds

Is it possible to wake up intel cores with INIT-SIPI-SIPI sequence with all cores in real mode?

assembly x86 dos multicore fasm

Compare two __m128i values for total order

c++ x86 x86-64 simd intrinsics

x86 instruction set roadmap

assembly x86 opcode

a Simple "Hello World" Inline Assembly language Program in C/C++

c assembly x86 inline-assembly

How many assembly languages are there [closed]

assembly x86

How to receive L1, L2 & L3 cache size using CPUID instruction in x86

caching x86 intel cpu-cache cpuid

How to store lower or higher values from AVX/AVX2(YMM) register to memory like the SSE movlps/movhps does?

x86 sse simd avx avx2

Math.Atan2 and FPATAN

c# .net x86 trigonometry

Assembly syntax for masked vector Intel AVX-512 instructions

x86 inline-assembly icc intel-mic intel

When can the CPU ignore the LOCK prefix and use cache coherency?

multithreading caching concurrency x86 cpu
« Newer Entries Older Entries »